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The critical path delay is about the same as that of a carry XOR are comparable, but the area is smaller. Weinberger proposed Tree Add carry-look ahead adder becomes dominated by the delay of passing ahead stages. A multilevel tree of look ahead could be constructed to achieve delay that grows with log N. There are many ways to build the look a number of stages of logic gates, the maximum fan between the stages. Here, 3 fundamental trees, the Brent architectures are examined in the used in high performance 32-bit and 64 represent cases that approach the ideal, but each differs in one respect. Brent logic levels, Sklansky has too much fan various types of adders are analysed for its power, delay and area. A pipelined 4 designed using variable V t and Multi V proposed and is modeled for analysis of adders. Section 2 discusses sources of power consumption in CMOS logic. Section 3 discusses 4 adders. Section 5 discusses experimental set up for comp circuits and use of multi V t and variable V analysis of pipelined adder and conclusion is presented in section 6.
2.SOURCES OF POWER C
To measure the power consumption in CMOS circuits, the sources of power consumption should be known. Figure 1 presents the sources of power consumed in a CMOS circuit. As mentioned in Figure 1 , the major part of the power consumption is Active and Standby powers. The power consists of two components, Capacitive or Dynamic power and Short Circuit power.
Figure 1: Sources of Power Consumption in CMOS [6]
A detailed discussion of sources of power consumption is discussed in [7] , leakage power is one of the dominating factor at nanometer geometries. Efforts to reduce power are discussed in [8] . This paper addresses design and analysis of low power adders. Si Cadence tools are used to analyze CMOS circuits, simulators give average power alone. In order to estimate Switching power, short circuit power and leakage power, an experimental setup is required. Hence, in the next section, ex
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3.FOUR-BIT ADDER
An adder is the most commonly used arithmetic block in the Central Processing Unit (CPU) of a microprocessor, a Digital Signal Processor (DSP), and even in a variety of ASICs. In a DWT processor, adder is one of the important building blocks, required to compute the DWT coefficients of input signal. Multiplier used in a DWT processor also requires adder to add the partial products. Hence, design and analysis of adder is considered in this section. Speed and optimization of power of an adder is significant, to improve the overall performance of the system. But an adder also experiences the power-delay trade off. That is, its power dissipation increases with reduction in delay and vice versa. There are various architectures for adder design. 4-bit adders can be of different types. Some of those are Carry look Ahead Adder, Ripple Carry Adder, Carry Save Adder, Carry Select Adder. There are different ways to realize a full adder and are mentioned in Table 1 . From the table 1, it is very clear that the Mux based full adder implementation consumes very less power and also has minimum delay. The Mux based full adder has a delay of 0.0012ns. This implies that, when the input is applied, it takes 0.0012ns to produce the output. Figure 2 shows the power consumption of all the seven adders. From the results obtained, mux based adder is the best in terms of low power. Thus, MUX based adder is used for low power applications. 4. EXPERIMENT SETUPS FOR P SC , P SWITCH AND P LEAK OF AN INVERTER Figure 2 shows the experimental setup for power analysis. Device under test is applied with input and the output is captured across a load capacitor. V dd and Gnd are the power sources to which the original circuit is connected. In order to measure power, a power meter circuit is introduced between V dd and original circuit. This power meter circuit is used to analyze power dissipation of original circuit.
Calculation of P sc
The short circuit power dissipation occurs when the output state is changing i.e., when both transistors are ON at the same time. P short is defined as
(1) where i dd (short) (t) is the instantaneous short circuit current at time t, the short circuit time T is defined as the duration of presence with a path from V dd to ground. With a proper choice of the g m , the voltage V y (t) across the capacitor C y will read the average power consumption P avg . So, the short circuit power dissipation P short = P avg -P load by assuming P static is equal to zero. The table 2 represents values of P sc for different widths and lengths of PMOS and NMOS. From the table, it is found that as the geometries of the transistors are varied, short circuit power also varies. Short circuit current is maximum for smaller geometries of transistors. From the values shown, it is observed that as length decreases, power increases, and as width decreases power decreases. Figure 3 represents the setups for calculating the leakage power in a CMOS inverter [13] . According to the setup, the P leak can be calculated by taking the integrals of I(PMOS) and I(NMOS) in the intervals of half of the total time period, taking their average and multiplying with V dd. assuming C L =0.01pf. Table 3 represents values of P leak for various widths and lengths of both the transistors. We observe that, as the length decreases, power increases and as width decreases, power decreases.
Calculation of P leak

Calculation for P switch
The setup for calculating the switching power for an inverter is shown in the Figure 4 . To calculate the switching power, the current across the PMOS transistor is taken and integrated along the interval of half of total time period of the input signal. This current I switching is multiplied with the V dd to get the power P switch.. Tables 4 and 5 represents the values of P switch for various switching frequencies and capacitive loads for NMOS and PMOS transistors respectively. From the tables 4 and 5, it is observed that there is increase in power with increase in frequency and C load, and this proves the theoretical observation. Based on the analysis carried out, two low power techniques have been selected to reduce power dissipation. Discussions on these techniques are presented in the next section.
Calculation for Multi-V t and Variable-V t
As the switching activity poses more amount of power consumption, it is quadratically proportional to supply voltage. These transistor switching speeds require downscaling of the transistor threshold voltage, with the supply voltage reduction. Threshold voltage scaling leads to leakage power dissipation due to increase in the sub-threshold leakage current. There are three main sources for leakage current:
• Source/drain junction leakage current • Gate direct tunnelling leakage • Sub-threshold leakage through the channel of an OFF transistor
The common methods used to reduce the threshold leakage are:
• Leakage reduction through input vector control • Leakage reduction by increasing threshold voltage • Leakage reduction by gating the supply voltage The concept of multi-V t and variable V t comes under the power reduction method using threshold voltage technique.
Multi V t results
The 
Variable-Threshold CMOS (VTCMOS) circuits
This technique usually requires twin-well or triple-well CMOS technology in order to apply different substrate bias voltages to different parts of the chip. The tables 9 and 10 represent the power consumed by the circuit for various frequencies and various V dd respectively. Based on the analysis carried out in this section, low power adder circuits are designed and analyzed for its performances. Next section discusses full adder design and analysis. 
Analysis of Sources of Power Dissipation in a Full Adder
The table 11 and table 12 shows comparison of four basic full adder circuits. The initial values are C load =0.075pf, V dd =1.8V, t d =0.1ns, t r =0.2ns, t f =0.2ns, PW=10ns, T=20ns. In this section, power analysis for full adder is carried out based on variations in device geometries, operating frequency and reference voltage. Table 13 to Table 18 presents the results carried out for power analysis. Width of PMOS and NMOS transistors are varied by keeping length constant.
PIPELINED ADDER FOR LOW POWER
Adders play a vital role in many complex logic circuits where performance and power are of main concerns. The MAC architecture used in DWT use the N-bit addition operation, in particular, 4-bit for the present problem. Given, a sequential 4 bit adder stages, it should be modified to a pipelined 4-bit adder stages by appropriate design and simulation.
Pipelined 4-bit adder Architecture
The Figure 5 represents the logic function of input vector and output vector. Both the input and the output vectors are sampled through register arrays, driven by a clock signal. The maximum input-to-output propagation delay t pmax of this block is equal to or less than T clk =1/f clk. Let C load be the total capacitance switched every clock cycle. C total consists of the capacitance switched in the input register array, Capacitance switched to implement the logic function and Capacitance switched in the output register array. The power consumption of this structure can be found as P reference = C total *V dd 2 *f clk (2) The N-stage pipelined structure for implementing the same logic function will be partitioned into N successive stages, and N-1 stages have been introduced apart from initial registers to create the pipeline. The delay of partitioned stages is given in equation 3.
The dynamic power consumption of N-stage pipelined structure with the same functional throughput as single-stage structure is approximated by equation 4.
,new *f clk (4) where C reg represents the capacitance switched by each pipeline register. The pipeline reduction factor achieved in an N-stage pipeline structure is given in equation 5.
If the logic function block is replaced with 4 stages of pipeline structure, running at the clock frequency of 20MHz, the delay of each stage is increased by a factor 4 without losing the data. Assuming C ref /C total =0.1, power reduction factor is found as 0.2. Thus, by inclusion of the stages at the same clock frequency, and by reducing the supply voltage from 5V to 2V, the pipelining concept saved 80% of power. The theoretical values of power consumption by varying V dd , C load , number of stages are tabulated in the table 20. It is observed that the power is reduced to 36% when V dd is reduced from 5V to 4V, and power reduced by 64%, when V dd is reduced from 5V to 3V. The table 21 represents the calculation of power for various C load and it is observed that the power is reduced to 15% when C load is 2pf and power increased to 61.5%, when C load is increased to 4pf and power increased to 138.5%, when C load is increased to 6pf. The table 22 represents the calculation of power for varying number of stages and the observation is that, as the number of stages increases, the power consumed by the circuit also increases. From the theoretical calculations, the pipelined adder can be designed for V dd = 1.8V and 2.5V and load as 0.1µf. Figure 6 represents the three stage pipelined adder, that is considered for the practical simulations and results are compared with theoretical values.
THREE STAGE PIPELINED ADDER SEQUENCE
In this work, three stage pipeline adders are considered for analysis purpose alone. This analysis will help in understanding the importance of pipelined architecture and its impact in power reduction. As shown in the figure, there are three adders cascaded, three registers are introduced in between the adders to make the design pipelined. Inputs that are applied from the left are added with inputs provided from the top registers and are taken to the next stage. Simulation results are presented and discussed in detail.
The ripple carry adder is constructed by cascading Full Adder (FA) blocks in series as in Figure  7 . One full adder is responsible for the addition of two binary digits at any stage of the ripple carry. The carryout of one stage is fed directly to the carry-in of the next stage Table 22 presents the comparison of 4-bit adder and pipelined 4-bit adder. Pipelined 4-bit adder consumes less power and also has very less delay compared with 4-bit adder, but the area is affected.
CONCLUSION
An experimental setup is developed and modeled using Cadence Virtuoso to analyze the three sources of power dissipation. Inverters, NAND, NOR, 2:1 MUX and full adder circuits are analyzed for power dissipation. Various full adder circuits have been designed, modeled and analyzed for its power dissipation. 2-Mux circuit requires 14 transistors and occupies less area as compared with other full adder circuits. Majority gate based full adder requires 28 transistors and consumes less power. For low power applications, Majority gate based full adder can be used. A three stage pipelined adder is designed with C load of 2pf. The pipelined adder power dissipation is reduced by 15% compared to adder without pipeline (7.8ns). The designed pipelined adder can be used to realize multipliers.
